Your search matched **5** of **1099265** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

reconfigurable <and> accumulation <and> addition Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 **Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques**
Luo, Z.; Martonosi, M.;
Computers, IEEE Transactions on , Volume: 49 , Issue: 3 , March 2000
Pages:208 - 218

[Abstract] [PDF Full-Text (2492 KB)] **IEEE JNL**

2 **Using learning techniques to accommodate unanticipated faults**
Farrell, J.; Berger, T.; Appleby, B.D.;
Control Systems Magazine, IEEE , Volume: 13 , Issue: 3 , June 1993
Pages:40 - 49

[Abstract] [PDF Full-Text (972 KB)] **IEEE JNL**

3 **Image processing chip for small object detection**
LeRiguer, E.; Woods, R.; Ridge, D.; McCanny, J.;
Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G-Circuits, Devices and Systems] , Volume: 146 , Issue: 2 , April 1999
Pages:49 - 54

[Abstract] [PDF Full-Text (604 KB)] **IEE JNL**

4 **A sub-word parallel digital signal processor for wireless communication systems**
Yuan-Hao Huang; Tzi-Dar Chiueh;
ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on , 6-8 Aug. 2002
Pages:287 - 290

[Abstract] [PDF Full-Text (319 KB)] **IEEE CNF**

5 **Efficient implementation for high accuracy DCT processor based on FPGA**
Naviner, L.; Danger, J.-L.; Laurent, C.; Garcia-Garcia, A.;
Circuits and Systems, 1999. 42nd Midwest Symposium on , Volume: 1 , 8-11 Aug. 1999
Pages:508 - 511 vol. 1

[Abstract] [PDF Full-Text (372 KB)] **IEEE CNF**